

L Number	Hits	Search Text	DB	Time stamp
-	1	4368514.pn.	USPAT; US-PPGPUB	2004/06/02 10:18
-	270	(first or second) adj1 (processor or cpu) with (shar\$3 near3 (RAM or memory))	USPAT; US-PPGPUB	2004/05/26 16:08
-	4	((first or second) adj1 (processor or cpu) with (shar\$3 near3 (RAM or memory))) with clock\$1	USPAT; US-PPGPUB	2004/05/26 16:07
-	37	((first) adj1 (processor or cpu) with (second) adj1 (processor or cpu)) with synchronous\$4	USPAT; US-PPGPUB	2004/05/27 15:23
-	2	((first) adj1 (processor or cpu) with (second) adj1 (processor or cpu)) with (shar\$3 near3 (RAM or memory))) and ((first) adj1 (processor or cpu) with (second) adj1 (processor or cpu)) with synchronous\$4)	USPAT; US-PPGPUB	2004/05/26 16:16
-	43	(clock near3 generat\$3) with (multiprocessor)	USPAT; US-PPGPUB	2004/05/26 16:16
-	50	(clock near3 generat\$3) with (multiprocessor or multi-processor)	USPAT; US-PPGPUB	2004/05/28 18:06
-	50	((first) adj1 (processor or cpu) with (second) adj1 (processor or cpu)) with phase	USPAT; US-PPGPUB	2004/05/27 14:35
-	45	((first) adj1 (processor or cpu) with (second) adj1 (processor or cpu)) with (RAM or memory) with clock\$1	USPAT; US-PPGPUB	2004/05/27 15:46
-	513	(memory adj1 array) with (memory adj1 controller)	USPAT; US-PPGPUB	2004/05/27 15:52
-	123	((first) adj1 (processor or cpu) with (second) adj1 (processor or cpu)) with (shar\$3 near3 (RAM or memory))	USPAT; US-PPGPUB	2004/05/27 16:16
-	1	((memory adj1 array) with (memory adj1 controller)) same (multi-processor or (multi adj1 processor))	USPAT; US-PPGPUB	2004/05/27 16:17
-	0	((memory adj1 array) with (memory adj1 controller)) and (((first) adj1 (processor or cpu) with (second) adj1 (processor or cpu)) with (shar\$3 near3 (RAM or memory)))	USPAT; US-PPGPUB	2004/05/27 15:52
-	1038	(memory adj1 array) same (memory adj1 controller)	USPAT; US-PPGPUB	2004/05/27 16:03
-	2	((memory adj1 array) same (memory adj1 controller)) and (((first) adj1 (processor or cpu) with (second) adj1 (processor or cpu)) with (shar\$3 near3 (RAM or memory)))	USPAT; US-PPGPUB	2004/05/27 15:52
-	581	(memory adj1 array) same (memory adj1 controller) same address\$2	USPAT; US-PPGPUB	2004/05/27 16:03
-	14	((memory adj1 array) same (memory adj1 controller) same address\$2) and (((first) adj1 (processor or cpu) with (second) adj1 (processor or cpu)) with (shar\$3 near3 (RAM or memory)))	USPAT; US-PPGPUB	2004/05/27 16:03
-	3	((first) adj1 (processor or cpu) with (second) adj1 (processor or cpu)) with (disabl\$3 near3 clock)	USPAT; US-PPGPUB	2004/05/27 16:18
-	1	(disabl\$3 near3 clock) same (multi-processor or (multi adj1 processor))	USPAT; US-PPGPUB	2004/05/27 16:18
-	9	(disabl\$3 near3 clock) with (((first or second) adj1 (processor or cpu))	USPAT; US-PPGPUB	2004/05/27 16:31
-	14	((disabl\$3) with (((first or second) adj1 (processor or cpu)) with clock\$1	USPAT; US-PPGPUB	2004/05/27 16:32
-	140	((disabl\$3) with (((first or second) adj1 (processor or cpu))	USPAT; US-PPGPUB	2004/05/27 16:40
-	1937	713/32\$.ccls.	USPAT; US-PPGPUB	2004/05/27 16:40
-	37	713/32\$.ccls. and (((first adj1 (processor or cpu)) with (second adj1 (processor or cpu)))	USPAT; US-PPGPUB	2004/05/27 16:54

	54	713/32\$.ccls. and ((first adj1 (processor or cpu)) same (second adj1 (processor or cpu)))	USPAT; US-PGPUB	2004/05/27 16:55
	16	(713/32\$.ccls. and ((first adj1 (processor or cpu)) same (second adj1 (processor or cpu)))) and (stop\$3 near2 clock\$1)	USPAT; US-PGPUB	2004/05/27 17:00
	8307	multi-processor or (multi adj1 processor) or dual-processor\$2 or (dual adj1 processor\$1)	USPAT; US-PGPUB	2004/05/27 17:10
	783	(multi-processor or (multi adj1 processor) or dual-processor\$2 or (dual adj1 processor\$1)) and (control\$3 near2 clock\$1)	USPAT; US-PGPUB	2004/05/27 17:08
	302	(multi-processor or (multi adj1 processor) or dual-processor\$2 or (dual adj1 processor\$1)) and ((stop\$3 or disable\$3 or inhibit\$3) near2 clock\$1)	USPAT; US-PGPUB	2004/05/27 17:05
	202	((multi-processor or (multi adj1 processor) or dual-processor\$2 or (dual adj1 processor\$1)) and (control\$3 near2 clock\$1)) and ((multi-processor or (multi adj1 processor) or dual-processor\$2 or (dual adj1 processor\$1)) and ((stop\$3 or disable\$3 or inhibit\$3) near2 clock\$1))	USPAT; US-PGPUB	2004/05/27 17:04
	98	(multi-processor or (multi adj1 processor) or dual-processor\$2 or (dual adj1 processor\$1)) and ((stop\$3 or disable\$3 or inhibit\$3) near2 (clock\$1 near2 (output\$1 or signal\$1)))	USPAT; US-PGPUB	2004/05/27 17:05
	23	(multi-processor or (multi adj1 processor) or dual-processor\$2 or (dual adj1 processor\$1)) and ((stop\$3 or disable\$3 or inhibit\$3) near2 (clock\$1 near2 (output\$1)))	USPAT; US-PGPUB	2004/05/27 17:05
	817	(multi-processor or (multi adj1 processor) or dual-processor\$2 or (dual adj1 processor\$1)) and (generate\$3 near2 clock\$1)	USPAT; US-PGPUB	2004/05/27 17:08
	111	(multi-processor or (multi adj1 processor) or dual-processor\$2 or (dual adj1 processor\$1)) and (selective\$3 near2 disable\$3)	USPAT; US-PGPUB	2004/05/27 17:10
	130	(multi-processor or (multi adj1 processor) or dual-processor\$2 or (dual adj1 processor\$1)) and (selective\$3 near2 (disable\$3 or inhibit\$3 or stop\$3))	USPAT; US-PGPUB	2004/05/27 17:12
	42	(multi-processor or (multi adj1 processor) or dual-processor\$2 or (dual adj1 processor\$1)) and ((selective\$3 near2 (disable\$3 or inhibit\$3 or stop\$3)) with (processor\$1 or cpu\$1))	USPAT; US-PGPUB	2004/05/27 17:15
	25	(multi-processor or (multi adj1 processor) or dual-processor\$2 or (dual adj1 processor\$1)) and ((selective\$3 near2 (disable\$3 or inhibit\$3 or stop\$3)) with (clock\$1))	USPAT; US-PGPUB	2004/05/28 17:36
	21	suspend\$3 near3 (second adj1 processor)	USPAT; US-PGPUB	2004/05/28 17:36
	3227	external near3 reset	USPAT; US-PGPUB	2004/05/28 18:06
	797	external near3 reset adj1 signal\$1	USPAT; US-PGPUB	2004/05/28 18:06
	1113	external near3 (reset adj1 signal\$1)	USPAT; US-PGPUB	2004/05/28 18:10
	13	(external near3 (reset adj1 signal\$1)) and (multi-processor or (multi adj1 processor) or dual-processor\$2 or (dual adj1 processor\$1))	USPAT; US-PGPUB	2004/05/28 18:10

-	0	(external near3 (reset adj1 signal\$1)) and (multi-processor or (multi adj1 processor) or dual-processor\$2 or (dual adj1 processor\$1))	EPO; JPO; IBM_TDB	2004/05/28 18:10
-	185	external near3 (reset adj1 signal\$1)	EPO; JPO; IBM_TDB	2004/05/28 18:10
-	0	first adj1 (external near3 (reset adj1 signal\$1))	EPO; JPO; IBM_TDB	2004/05/28 18:10
-	17	first adj1 (external near3 (reset adj1 signal\$1))	USPAT; US_PGPUB	2004/05/28 18:25
-	207	(high adj2 (processor or cpu)) with (low adj2 (processor or cpu))	USPAT; US_PGPUB	2004/05/28 18:26
-	9	(high adj2 (processor or cpu)) with (low adj2 (processor or cpu)) and 713/32\$.ccls.	USPAT; US_PGPUB	2004/05/28 18:49
-	3	6240521.URPN.	USPAT	2004/05/28 18:29
-	13	(first or second) adj1 external adj1 reset	USPAT;	2004/05/28
-	1	"973888"	US_PGPUB	18:49
-	1	5903503.pn.	USPAT	2004/06/02 13:38
				2004/06/02 10:27